Abstract-A new switch-mode power-amplifier (SMPA) topology particularly suitable for energy efficient amplification of RF pulsewidth modulation (RF-PWM) signals is derived. It is analytically shown that high efficiency can be maintained over a wide power dynamic range if the imaginary part of the Class-E load impedance is varied along with the duty cycle (pulsewidth). Using the theory developed, an explicit design procedure is presented that allows practical realization of the proposed topology from the circuit and component specifications. Following the design procedure, and using in-house (Chalmers University, Göteborg, Sweden) SiC varactor diodes to implement the tunable imaginary load impedance, a 2-GHz 10-W peak output power GaN HEMT circuit demonstrator is realized. RF-PWM input signals for characterization of the prototype power amplifier (PA) is generated with a dedicated 65-nm CMOS modulator. The measurements show that a drain efficiency 70% can be obtained over an 6.5-dB dynamic range, which verifies the theory presented and demonstrates the feasibility of the proposed PA topology.
I. INTRODUCTION
T HE RF pulsewidth modulation (RF-PWM) concept was first proposed by Besslich in [1] for linear amplification with highly efficient switch-mode power amplifiers (SMPAs). The main principle of RF-PWM is to vary the duty cycle (pulsewidth) of a square wave at each RF period according to the envelope of the signal. The phase information is, in this case, represented by the timing of the pulses. The resulting pulse train is amplified with an SMPA and a reconstruction filter is used after the PA to remove the spurious products. The spurious products caused by the switched operation occur in the vicinity of the harmonics of the carrier and can therefore easily be removed with a low-loss filter [2] - [4] . The transmitter architecture is shown in Fig. 1 . A challenge associated with RF-PWM architecture is that conventional SMPAs (e.g., Class-E, Class-D) suffer from severe switching losses when they are used to amplify RF-PWM signals. Thus, in spite of its high potential, no competitive efficiency results have been presented with that architecture thus far. Tom et al. [5] studied the efficiency performance of RF-PWM driven Class-E power amplifiers (PAs). Although the simulated peak efficiency of the (almost) ideal Class-E is 80%, the average efficiency is 45% with an 8-dB peak to average power ratio (PAPR) Rayleigh distributed envelope signal. It is concluded that the main loss source is caused by nonzero voltage switching, in other words, by capacitive losses at the switching instances due to dynamic duty cycles. In [6] , an RF-PWM transmitter is implemented in 65-nm CMOS technology and measurement results are presented. The drain efficiency of the SMPA (Class-E) is 38% at the peak output power, while it decreases to 12% at 10-dB back-off with a nearly constant slope. Wagh and Midya [7] constructed a prototype 100-MHz pseudomorphic HEMT (pHEMT) Class-D PA and studied the performance with RF-PWM signals as the input. The Class-D PA provides 60% of peak efficiency at 50% duty cycle. The efficiency, however, decreases to 48% at 25% duty cycle. The measured output power dynamic range with the mentioned duty cycle range is 3 dB.
Clearly, novel SMPA topologies must be studied in order to successfully utilize the potential of the RF-PWM architecture for high-efficiency linear amplification of modulated signals. In this paper, we derive a new PA topology that is suitable for efficient amplification of RF-PWM signals. It will be analytically derived that a Class-E PA with tunable imaginary load impedance can provide sub-optimal Class-E operation versus the duty cycle. RF-PWM of such a PA will therefore not suffer from any severe switching losses and consequently provide high average efficiency with realistic modulated signals. A systematic design procedure is a very convenient tool for hardware development. Using the theory developed, we therefore outline an explicit noniterative design procedure that allows realization of the proposed PA from the circuit and component specifications. Following the design procedure, a circuit demonstrator is implemented to verify the theory and the feasibility of the PA topology.
This paper is organized as follows. In Section II, the suggested PA topology and its operation principles are introduced. Section III treats the theory behind the operation. In Section IV, the design procedure is outlined. In Section V, design of the circuit demonstrator is treated and the measurement results are presented in Section VI. Finally, the most important findings are summarized in Section VII.
II. EFFICIENT RF PULSEWIDTH MODULATED CLASS-E PA
A Class-E PA is a single-ended SMPA, see Fig. 2 , where the load network is designed to satisfy two switching conditions (1) (2) where is the voltage across the capacitor shown in Fig. 2 . The condition given in (1) is called zero voltage switching (ZVS) and the condition given in (2) is called zero voltage derivative switching (ZVDS). The first condition is required to prevent losses due to discharge of the capacitor at off-to-on switching instances, while the latter is meant to avoid high current through an unsaturated transistor during the off-to-on transitions [8] .
The components of the Class-E are optimized at a fixed duty cycle. If the duty cycle is varied from the nominal value, the switching conditions are violated and the losses increase. A possible way to preserve the switching conditions is therefore to have electronically tunable components in the load network. Singhal et al. [9] analytically proved that ZVS and ZVDS switching conditions can be preserved if the components of a parallel circuit Class-E 1 PA are modulated along with the duty cycle. For Class-E PAs, both switching conditions (1) 1 The schematic of parallel circuit Class-E is the same as the schematic given in Fig. 2 , except that X is replaced with a short circuit. and (2) can actually be preserved if two of the reactive components of the Class-E, or , are re-optimized as the duty cycle is varied. This property can easily be seen by studying the design equations of Class-E PAs, e.g., the ones given in [10] . However, in a practical implementation, it is highly desirable to have only one tunable component in the load network for minimized complexity. The options are therefore to vary either , , or . Tunable inductors are not practical, which immediately excludes . Tuning of the capacitance is not practical either since the tuning range will be limited by the output capacitance of the transistor. is therefore selected as the tunable element. Moreover, having a tunable component in series with the tuned filter seen in Fig. 2 may also help for frequency reconfigurability since it allows the filter center frequency to be tuned.
As will be proven in Section IV, it is only possible to preserve one of the Class-E switching conditions (1) and (2) when there is one variable component in the load network. Earlier publications clearly prove the importance of the ZVS condition (1) over the ZVDS condition (2) for low switching losses [11] , [12] . Therefore, we prefer to preserve the ZVS condition. This mode of operation is called sub-optimum Class-E 2 and the corresponding design equations for this mode are required in order to calculate the values versus duty cycle.
Raab derived the design equations for sub-optimum Class-E PAs with an RF choke at the power supply at arbitrary duty cycle in [11] . However, the Class-E with RF-choke results in a lower maximum operating frequency and has a much lower design flexibility compared to the Class-E with finite feed inductance [10] . Later, Acar et al. derived the design equations for suboptimum Class-E PAs with finite feed only at 50% duty cycle in [12] . In this work, however, we derive the design equations for sub-optimum Class-E PAs with finite feed at arbitrary duty cycle. The results will be used as a basis for the circuit design procedure in Section IV.
III. THEORY
In this section, the design equations for sub-optimum Class-E PAs at arbitrary duty cycle will be derived. First, the definitions and assumptions made in the circuit analysis are given.
A. Definitions and Assumptions
The switching conditions of the sub-optimum Class-E can be defined as [12] (3) (4) where is equal to the slope of at off-to-on switching instances. Notice that corresponds to conventional Class-E operation. However, for sub-optimum Class-E PAs, is a free design variable and can be any real number.
A number of assumptions is made in the circuit analysis.
• The switch is lossless with zero on resistance and infinite off resistance.
• The loaded quality factor of the tuned filter is high enough such that the current through the load is a pure sinusoid at the carrier frequency.
• The only power dissipation in the circuit occurs in the load resistance , the dc power is therefore converted to RF power with 100% efficiency. We define the switch function as on off e.g., corresponds to 100% duty cycle.
B. Circuit Analysis 1) On State of the Switch:
In the time interval the switch is on, therefore and . The switch current will then be given by (5) where, according to the sinusoidal load current assumption, we define as
The current in (5) is given by (7) and is known from the boundary condition given in (4) as (8) Substituting (7) into (5) yields (9) 2) Off State of the Switch: In the time interval , the switch is off and the currents through and will combine into as (10) By taking the time derivative of (10), the following second-order linear nonhomogenous differential equation is obtained: (11) follows as: (12) where (13) (14) Two boundary conditions are required to solve for the coefficients and . These can be found by examining and at the on-to-off switching instances, which yields
The resulting expressions for and are given in the Appendix.
The expression for must also satisfy the switching conditions given in (3) and (4) for proper operation of the circuit. Substitution of the switching conditions in (12) yields two relations for , , , , and , which can be arranged as (15) (16) where the expressions for are given in the Appendix. It is important to note that these functions are only dependent on . Next, the circuit design equations will be derived using the relations in (15) and (16).
C. Derivation of the Design Equations
The derivation of the design equations will be made using a design set, , which was first defined in [12] . The elements of are related to the circuit element values using the expressions in Table I . The elements of will be derived in terms of ; hence, depending on the selected combination of , infinitely many sub-optimum Class-E circuit realizations can be found using . By definition, can take any value in the range , can be any real positive number, ,and can be any real number.
The derivation of is straightforward as follows.
: This element can be derived from the following relation, which is based on the fact that the dc power is converted into RF power with 100% efficiency: (17) where is the average current through the dc voltage source. This can be written as (18) Substitution of (18) into (17) yields (19) If and are solved in terms of from (15) and (16), the derivation of is completed, where the solutions follow as: (20) (21) where is in the same quadrant as the point and : Derivation of is straightforward and follows from the definition of as: (22) : The expression for can be derived using two quadrature Fourier components of as (23) where Expressions for and are given in the Appendix, where both of them are dependent only on . : This element can easily be derived by substituting into (14) as (24) All the elements of now have been derived. Next, a circuit design procedure is outlined based on the derived design set.
IV. SYSTEMATIC DESIGN PROCEDURE
In this section, we present an explicit noniterative design procedure for the design of a variable duty-cycle sub-optimum Class-E PA based on the design set derived in Section III.
As discussed in Section II, only is a tunable component in the topology. If and are constant, the design variable has a relation to the duty cycle , i.e.,
. The design equations then follow as:
Once the free design variables and the load resistance are determined, all the remaining circuit element values can be calculated.
A. Circuit Optimization
The variables and will be optimized to meet the following design considerations.
• The resulting maximum value of the switch current must be equal to the maximum current capability of the transistor in order to utilize the device fully.
• The capacitance will be set equal to the transistor output capacitance . This will result in a low-loss load network and minimum circuit complexity. Furthermore, is limiting the maximum operating frequency of the amplifier. We, therefore, do not want to increase above the value of the output capacitance of the transistor • The -variation should be limited to the tuning factor of the varactors used. These design considerations can mathematically be expressed as In order to have an easy to use design procedure, we have generated contour plots of , , 
and versus over and (see Fig. 3 ). These plots contain all information required for practical circuit design for a given duty cycle range . The plots presented here have therefore been generated with , corresponding to maximum Class-E transistor utilization [11] . The lower limit is set to 0.3 and set by the minimum pulsewidth of the available RF-PWM generator used in the prototype transmitter in Section V.
Next, the calculation of the circuit element values are described step by step.
B. Design Steps 1) Drain Bias:
The maximum value of the drain voltage is bounded to for the ranges used here. The can consequently be formulated as with a very slight error, where is the drain-tosource breakdown voltage of the transistor.
2) Load Resistance: By using given , , and specifications, and may be calculated using (30) and (31), respectively. Fig. 3(a) then gives the corresponding value of . The load resistance may then be calculated using (29).
3) Reactive Circuit Elements:
and are obtained from Fig. 3(b) . and may then be calculated using the expressions in Table I . Finally, is given by . Implementation of the steps above quantifies all circuit elements of the circuit in Fig. 2 . Although will only be known at and , it will have a rather linear dependence within the range. 
C. Performance Figure of Merits
Clearly, the peak output power achieved from a certain transistor is a performance indicator for a PA design. The transistor utilization factor at , is plotted in Fig. 4 , which is enough to determine
Another performance indicator is the achieved power dynamic range with , which follows as (34) is plotted in Fig. 4 using and . Observe that increases with , which is equal to the large-signal tuning factor of the varactor diode. This proves that the achievable power dynamic range is not only dependent on the range with this topology, but also dependent on the characteristics of the varactor diode used.
An explicit noniterative design procedure has been developed thus far. In Section V, the procedure will be applied in a practical design.
V. PROTOTYPE TRANSMITTER DESIGN
In this section, a prototype 2-GHz RF-PWM transmitter is designed and manufactured. RF-PWM signals are generated with a modulator implemented in a commercial 65-nm CMOS technology. The RF-PWM signals are amplified with a tunable imaginary load impedance GaN HEMT (Cree CGH60015DE) Class-E PA. The high-power tunable load network (TLN) is facilitated using in-house high breakdown-voltage SiC varactors [13] .
A. RF Pulsewidth Modulator
A single-stage inverter circuit implemented in a commercial 65-nm CMOS process is used as modulator. The schematic of the modulator is shown in Fig. 5 modulator can therefore provide the required voltage swing to switch the GaN transistor between on and off states. Typically 5 V of peak-to-peak voltage swing is sufficient to drive the GaN between on and off.
An active load-pull setup is used to test the performance of the modulator under realistic loading conditions at 2 GHz [17] . The input capacitance of the GaN HEMT pF is emulated as the load to the modulator for the fundamental frequency and the second harmonic frequency . Higher order harmonics are not controlled and terminated with approximately 50 . The measured time-domain waveforms are shown in Fig. 6 . The measurement results show that the duty cycle can be varied approximately from 50% to 30% by an appropriate control of the and CMOS voltages. The voltage swing is above 5 V and slightly below 5 V for 50% and 30% duty cycles, respectively.
In the transmitter, the RF input port of the modulator, in Fig. 5 , is directly connected to an RF synthesizer with no input matching in between. The output of the modulator is connected to the gate of the GaN HEMT using very short bond wires (see Fig. 7 ). This ensures that square shaped signals can be generated across the gate of the GaN at RF frequencies. The output of the modulator is dc decoupled, which allows the gate of the GaN Fig. 10 . Class-E PA with electronically TLN. Z denotes the impedance seen from the indicated reference plane at n! , where n is the harmonic index. The electrical lengths of the transmission lines (E) are specified at 2 GHz.
HEMT to be biased near its pinch-off voltage at 3 V. The biasing is implemented with an -network connected to the gate of the GaN HEMT with a relatively long bond wire. The GaN HEMT device functions as the active switch in the tunable imaginary load impedance Class-E stage, which is the subject of Section V-B.
B. Tunable Imaginary Load Impedance Class-E PA
The design of the PA shown in Fig. 2 requires the ideal component values and the drain bias to be calculated. The component values are easily calculated via the design procedure outlined in Section IV using the specifications of the transistor and the varactor diode. The junction capacitance and the series resistance of the SiC varactor, and , respectively, are plotted versus bias in Fig. 8 . Considering the possible high RF voltage swing across the varactors, the usable impedance tuning factor is taken as . The transistor specifications are A, V, and pF. The final design values, which are found by implementing the design procedure outlined in Section IV-B, are summarized in Table II . The designed circuit is simulated via the harmonic balance method using a switch with finite on/off resistances and an ideal tunable capacitor. The resulting switch waveforms are shown in Fig. 9 . Observe that the switch voltage, , is always zero at off-to-on switching instances. Thus, ideal efficiency of the sub-optimum Class-E (100%) is preserved for a duty cycle range of 30%-50%. This range yields a power dynamic range of dB. The next step is the implementation of the designed load network with realistic components. The load network of the Class-E is realized by providing the required drain impedances at the carrier frequency and at harmonics of the carrier with a transmission-line based network [8] . Simulations show that the fundamental and the second harmonic impedances have the strongest influence on the performance in terms of efficiency and output power. Higher order harmonic impedances do not affect the performance considerably, which is also known theoretically [18] . The required drain impedances are provided only for the fundamental and second harmonic with the load network, which is shown in Fig. 10 .
The load network is implemented on a 20-mil-thick Duroid 5870 (Rogers Corporation) substrate. The required value is equal to the output capacitance of the GaN HEMT, thus provided by the device itself. The high tuned filter in the load network of Class-E PA implies that the load impedance at ( in Fig. 10 ) must be equal to . is equivalent to a short circuit at and transforms the short circuit to . Two antiseries connected SiC varactors are used for impedance tuning [13] . The electrical lengths and the characteristic impedances of the transmission lines are engineered to ensure that the load impedance at ( in Fig. 10 ) is equal to a parallel connection of impedances and , as desired (see Fig. 2 ). The GaN HEMT drain bias network is implemented with a radial stub and a quarter-wavelength transmission line. The same topology is also used to bias the varactors. The dc grounds for the varactors are provided via the short-circuited stubs and .
C. Cut-Ready Simulation Results
In this section, cut-ready simulation results of the transmitter are presented. All simulations use an in-house model for the GaN HEMT die. The model is optimized for switch mode operation and has been verified to give high accuracy for SMPA simulations [19] . A large-signal model of the SiC varactor die was developed using multibias -parameter measurements calibrated to the die reference plane. The measured time-domain output waveforms of the modulator circuit (see Fig. 6 ) are directly used as the input drive signal for the Class-E PA during the simulations.
The simulated large-signal load impedances at and , and , respectively, are plotted versus varactor control voltage (see Fig. 11 ). Note that is equivalent to a parallel connection of impedances and . The real and imaginary parts of are therefore expected to vary according to the design equations, i.e., and at 2 GHz (see Table II ). After the design optimization, and . The discrepancy between the theoretical and implemented load impedance values is mainly due to nonideal switching behavior of the transistor, i.e., the nonzero on resistance value and nonzero switching durations, and the nonlinear behavior of the device parasitic capacitances. The simulated second harmonic impedance, , is constant versus the duty cycle as assumed in the theoretical derivation. The after the design optimization is equal to at 2 GHz, while the calculated value from Table II is . The simulated drain waveforms are shown in Fig. 12 for the peak output power level and at 7-dB back off. Observe that voltage and current overlap is fairly low for both cases. The simulated drain efficiency is shown in Fig. 13 . The efficiency results agree well with the theory, showing that the drain efficiency remains fairly constant at its peak value when the duty cycle and are modulated simultaneously to control the output power. The simulated drain efficiency is higher than 74% over a 7 dB of dynamic range at 2-GHz carrier frequency. The overall transmitter efficiency simulation results are not included here since no model was available for the modulator circuit. The measured overall transmitter efficiency results are, however, presented in the following section.
Finally, the manufactured modulator board, the GaN HEMT die and the TLN, are mounted on an aluminium fixture, which is also used for overall grounding. A photograph of the prototype transmitter is shown in Fig. 14 (see Fig. 7 for a close up of the CMOS and GaN interconnect).
VI. EXPERIMENTAL RESULT
In this section, static measurement results of the manufactured transmitter are presented. The drain efficiency of the Class-E stage and the overall transmitter efficiency are both measured. The efficiency definitions follow as [20] :
where and are the dc powers drawn by the Class-E stage and the modulator stages, respectively.
is the available RF power from the RF synthesizer applied to the modulator input. The CMOS drain bias, , is set to 5 V. The breakdown voltage of the varactors were slightly lower than the expected value. The drain bias of the GaN HEMT, , is therefore decreased from 30 to 25 V for safe operation of the varactors during the measurements. The gate bias of the GaN HEMT, , is set to 3 V. The duty cycle is controlled by varying the gate bias of the nMOS and pMOS transistors in the modulator circuit, and , respectively (see Fig. 5 ). A lookup table is constructed by recording the efficiency from the static measurements by sweeping the and the at each varactor control voltage, . This way the optimum combination of the duty cycle and the load impedance corresponding to the best can be identified at each output power level. It is observed that can be kept constant at 1.0 V for the best . The optimal combination of and versus the are shown in Fig. 15 , which is divided into two regions: RF-PWM and linear operation regions. In the RF-PWM region, the output power is controlled by varying the duty cycle and the load impedance simultaneously with a constant RF input power to the CMOS modulator, dBm. In the linear operation region, the control signals are kept constant and is swept below 24.5 dBm to control the output power. The corresponding input/ouput power relationship is shown in Fig. 16 .
For the final application, the baseband control signals will be varied dynamically.
can be generated by amplifying the output signal from a digital-to-analog converter (DAC) with a high-speed operational amplifier [21] . Note that negligible power is needed to control the varactor and gate bias voltages.
The efficiency measurement results versus output power using the optimum varactor and driver bias combination are shown in Fig. 17 . The measured is above 70% and is above 55% over the RF-PWM operation region corresponding to a dynamic range of 6.5 dB. The measured and the dynamic-range results well agree with the simulation results presented in Fig. 13 . The good agreement is attributed to accuracy of the GaN HEMT and the varactor models, as well as the careful mounting methods used. The efficiency is also measured with constant to observe the performance when the load impedance tuning disabled, representing traditional RF-PWM of the Class E PA (see Fig. 18 ). For that case, drops to 41% at less than 5-dB back-off, thus proving that very significant efficiency improvement is achieved with the proposed PA topology.
It is important to mention that the results can be improved substantially by implementing a matching network between the modulator input and the RF synthesizer. The load-pull measurements of the modulator have shown that the delivered RF power to the CMOS chip is approximately 6.5 dB lower than the available power used for the measurements, i.e., 19 dBm.
The frequency response of the transmitter is measured at two different power levels, at approximately 2 and 6 dB below the peak power using the combination optimized at 2 GHz. Frequency sweep at the peak power is avoided to prevent any breakdown in the active components due to possible increase in the output power versus the frequency. The results are shown in Fig. 19 indicating that high-efficiency operation is maintained over 200-MHz bandwidth, specifically at 2-dB back-off and 6-dB back-off across the bandwidth. It is important to mention that the frequency response is related to the back-off level, meaning that the bandwidth performance at the peak output power will probably be even better than the presented results.
The static characterization results show that the proposed method can provide high efficiency over a wide range of output power levels. The linearity of the transmitter remains to be studied. Earlier works [21] - [23] , however, show that digital pre-distortion (DPD) of the input signal can be a robust solution for linearization of the transmitter presented. In [22] , a mixed-mode out-phasing/Class-B transmitter with a similar input/output power relationship to the one shown in Fig. 16 is linearized with a constellation-mapping-based DPD algorithm. In [21] , [23] , it has been proven that DPD can also remove the residual nonlinearities caused by the varactor diodes in the load network for dynamic load modulation architecture. Although the required techniques are already in the literature, a linearity study still requires extensive experiments, analyses, and discussions. Dynamic characterization with modulated signals is, therefore, not included in the scope of this paper and is the subject of future work.
VII. CONCLUSION
In this paper, a novel SMPA topology, a Class-E PA with electronically tunable imaginary load impedance, is derived particularly to be used in RF-PWM transmitters. It is theoretically proven that such PA topology can provide sub-optimal Class-E operation for variable duty cycles. Thus, in contrast to the existing SMPAs, it does not suffer from switching losses, as the duty cycle is varied from the nominal value. Consequently, RF-PWM of the proposed PA can provide an average efficiency that is very close to the peak efficiency for realistic modulated signals. In this respect, the presented work is pioneering and opening the way for realization of highly efficient RF-PWM transmitters.
The theory is accompanied by a straightforward systematic design procedure, which allows easy design of high-performance circuits from given transistor and varactor specifications. A prototype 2-GHz RF-PWM transmitter is manufactured for experimental verification of the theory and the design procedure. A very good agreement is achieved between the theory and measurement results. The measured drain efficiency of the Class-E stage is higher than 70% and the overall transmitter efficiency is higher than 55% over 6.5 dB of output power dynamic range proving the feasibility of the proposed PA topology.
APPENDIX
In this section, various expressions used in the circuit analysis in Section III are presented.
A. Switch Voltage
The switch voltage for the time interval was derived as where the coefficient and follow from the boundary conditions at on-to-off transition, and , as
B. Expressions for and
Variables and were solved in terms of design variables . The solutions were given in terms of coefficients , which follow as:
C. Expression for
An analytical expression for was derived in Section III in the form of where and follow as:
